AMD Steppe Eagle: New integrated southbridge (Avalon)

Hardware / Coreboot - Bruce Griffith [se-eng.com] - 30 August 2014 12:14 UTC

00730F01 contains the Avalon southbridge and a Platform Security Processor (PSP). Supporting the PSP requires specific binaries to be included in the ROM. The fletcher utility is used to sign PSP binaries.

The IMC access routines are not accessible for newer AMD parts that use pre-compiled AGESA. Change the Hudson code such that the IMC code is not compiled if IMC is not selected in Kconfig.

Disable compilation of resume.c if HAVE_ACPI_RESUME is disabled. The newer AMD mainboards will initially be released without ACPI resume support (S3) due to the use of AGESA internals in the existing Hudson routines. The Makefile change allows newer mainboards to avoid the API issues.

Change Kconfig such that the FWM flag is always set for PSP-enabled parts. This has the side effect of forcing the generation of the FWM directory in the absence of GEC, IMC, and xHCI.

Change-Id: I6d056f54b60a64300841599490b9fafd561c4a7d

1a59039 AMD Steppe Eagle: New integrated southbridge (Avalon)
Makefile.inc | 7 +-
src/southbridge/amd/Makefile.inc | 2 +
src/southbridge/amd/agesa/Makefile.inc | 1 +
src/southbridge/amd/agesa/hudson/Kconfig | 34 +++-
src/southbridge/amd/agesa/hudson/Makefile.inc | 202 +++++++++++++++++++-
src/southbridge/amd/agesa/hudson/acpi/fch.asl | 2 +-
.../amd/agesa/hudson/amd_pci_int_defs.h | 6 +
.../amd/agesa/hudson/amd_pci_int_types.h | 10 +
8 files changed, 252 insertions(+), 12 deletions(-)

Upstream: review.coreboot.org


  • Share