soc/intel/apollolake: Enable write-protect SPI flash range support

Hardware / Coreboot - Furquan Shaikh [chromium.org] - 25 October 2016 18:51 UTC

Use intel common infrastructure to enable support for write-protecting SPI flash range. Also, enable this protection for RW_MRC_CACHE.

BUG=chrome-os-partner:58896 TEST=Verified that write to RW_MRC_CACHE fails in OS using "flashrom -p host -i RW_MRC_CACHE -w /tmp/test.bin"

Change-Id: I35df12bc295d141e314ec2cb092d904842432394

ffb3a2d soc/intel/apollolake: Enable write-protect SPI flash range support
src/soc/intel/apollolake/Kconfig | 2 ++
src/soc/intel/apollolake/include/soc/spi.h | 3 +++
src/soc/intel/apollolake/spi.c | 14 ++++++++++++++
3 files changed, 19 insertions(+)

Upstream: review.coreboot.org

Related Coreboot Activity

soc/intel/apollolake: Enable DPTF & SMBus as it is a required device
Sean Rhodes

soc/intel/apollolake: Enable SATA Power Optimisation
Sean Rhodes

soc/intel/apollolake: Enable SSDT for fast SPI controller
Werner Zeh

soc/intel/apollolake: Add support for LPDDR4 nWR setting
Ravi Sarawadi

Recent Coreboot Activity

vboot: Add catchall recovery reason for unspecified phase 4 errors
Julius Werner

mb/google/guybrush/Kconfig.name: Alphabetize entries, add names
Matt DeVillier

mb/google/skyrim/Kconfig.name: Alphabetize entries, add names
Matt DeVillier

soc/amd/*/Kconfig: rework SPL options
Felix Held

soc/intel/meteorlake: Add PsysPmax configuration
Jakub Czapiga

soc/intel/apollolake: Enable write-protect SPI flash range support

Hardware / Coreboot - Furquan Shaikh [chromium.org] - 25 October 2016 18:51 UTC

Related Coreboot Activity

Share

Recent Coreboot Activity