soc/intel/apollolake: Add GPE routing code

Hardware / Coreboot - Shaunak Saha [intel.com] - 1 July 2016 20:30 UTC

This patch adds the basic framework for SCI to GPE routing code.

BUG = chrome-os-partner:53438 TEST = Toogle pch_sci_l from ec console using gpioset command and see that the sci counter increases in /sys/firmware/acpi/interrupt and also 9 in /proc/interrupts.

Change-Id: I3b3198276530bf6513d94e9bea02ab9751212adf

5b6c5a5 soc/intel/apollolake: Add GPE routing code
src/soc/intel/apollolake/chip.h | 5 ++
src/soc/intel/apollolake/gpio.c | 68 +++++++++++++++
src/soc/intel/apollolake/include/soc/gpe.h | 102 ++++++++++++++++++++++
src/soc/intel/apollolake/include/soc/gpio.h | 11 +++
src/soc/intel/apollolake/include/soc/gpio_defs.h | 22 +++++
src/soc/intel/apollolake/include/soc/pm.h | 19 +++-
src/soc/intel/apollolake/pmc.c | 68 +++++++++++++++
7 files changed, 292 insertions(+), 3 deletions(-)

Upstream: review.coreboot.org

Related Coreboot Activity

soc/intel/apollolake: Make hard drive type for SATA ports configurable
Mario Scheithauer

soc/intel/apollolake: Make SATA speed limit configurable
Mario Scheithauer

soc/intel/apollolake: Add PMC macros for common code usage
Subrata Banik

soc/intel/apollolake: Add UFS Interrupt
Sean Rhodes

Recent Coreboot Activity

vboot: Add catchall recovery reason for unspecified phase 4 errors
Julius Werner

mb/google/guybrush/Kconfig.name: Alphabetize entries, add names
Matt DeVillier

mb/google/skyrim/Kconfig.name: Alphabetize entries, add names
Matt DeVillier

soc/amd/*/Kconfig: rework SPL options
Felix Held

soc/intel/meteorlake: Add PsysPmax configuration
Jakub Czapiga

soc/intel/apollolake: Add GPE routing code

Hardware / Coreboot - Shaunak Saha [intel.com] - 1 July 2016 20:30 UTC

Related Coreboot Activity

Share

Recent Coreboot Activity